Rename (already updated) opus-1.1 to opus-1.1.4
This commit is contained in:
Zack Middleton
parent
853110d5d4
commit
ef8ad54421
279 changed files with 140 additions and 140 deletions
213
code/opus-1.1.4/silk/arm/macros_armv5e.h
Normal file
213
code/opus-1.1.4/silk/arm/macros_armv5e.h
Normal file
|
|
@ -0,0 +1,213 @@
|
|||
/***********************************************************************
|
||||
Copyright (c) 2006-2011, Skype Limited. All rights reserved.
|
||||
Copyright (c) 2013 Parrot
|
||||
Redistribution and use in source and binary forms, with or without
|
||||
modification, are permitted provided that the following conditions
|
||||
are met:
|
||||
- Redistributions of source code must retain the above copyright notice,
|
||||
this list of conditions and the following disclaimer.
|
||||
- Redistributions in binary form must reproduce the above copyright
|
||||
notice, this list of conditions and the following disclaimer in the
|
||||
documentation and/or other materials provided with the distribution.
|
||||
- Neither the name of Internet Society, IETF or IETF Trust, nor the
|
||||
names of specific contributors, may be used to endorse or promote
|
||||
products derived from this software without specific prior written
|
||||
permission.
|
||||
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
||||
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
||||
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||||
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||||
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
||||
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
||||
POSSIBILITY OF SUCH DAMAGE.
|
||||
***********************************************************************/
|
||||
|
||||
#ifndef SILK_MACROS_ARMv5E_H
|
||||
#define SILK_MACROS_ARMv5E_H
|
||||
|
||||
/* (a32 * (opus_int32)((opus_int16)(b32))) >> 16 output have to be 32bit int */
|
||||
#undef silk_SMULWB
|
||||
static OPUS_INLINE opus_int32 silk_SMULWB_armv5e(opus_int32 a, opus_int16 b)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SMULWB\n\t"
|
||||
"smulwb %0, %1, %2\n\t"
|
||||
: "=r"(res)
|
||||
: "r"(a), "r"(b)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SMULWB(a, b) (silk_SMULWB_armv5e(a, b))
|
||||
|
||||
/* a32 + (b32 * (opus_int32)((opus_int16)(c32))) >> 16 output have to be 32bit int */
|
||||
#undef silk_SMLAWB
|
||||
static OPUS_INLINE opus_int32 silk_SMLAWB_armv5e(opus_int32 a, opus_int32 b,
|
||||
opus_int16 c)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SMLAWB\n\t"
|
||||
"smlawb %0, %1, %2, %3\n\t"
|
||||
: "=r"(res)
|
||||
: "r"(b), "r"(c), "r"(a)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SMLAWB(a, b, c) (silk_SMLAWB_armv5e(a, b, c))
|
||||
|
||||
/* (a32 * (b32 >> 16)) >> 16 */
|
||||
#undef silk_SMULWT
|
||||
static OPUS_INLINE opus_int32 silk_SMULWT_armv5e(opus_int32 a, opus_int32 b)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SMULWT\n\t"
|
||||
"smulwt %0, %1, %2\n\t"
|
||||
: "=r"(res)
|
||||
: "r"(a), "r"(b)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SMULWT(a, b) (silk_SMULWT_armv5e(a, b))
|
||||
|
||||
/* a32 + (b32 * (c32 >> 16)) >> 16 */
|
||||
#undef silk_SMLAWT
|
||||
static OPUS_INLINE opus_int32 silk_SMLAWT_armv5e(opus_int32 a, opus_int32 b,
|
||||
opus_int32 c)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SMLAWT\n\t"
|
||||
"smlawt %0, %1, %2, %3\n\t"
|
||||
: "=r"(res)
|
||||
: "r"(b), "r"(c), "r"(a)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SMLAWT(a, b, c) (silk_SMLAWT_armv5e(a, b, c))
|
||||
|
||||
/* (opus_int32)((opus_int16)(a3))) * (opus_int32)((opus_int16)(b32)) output have to be 32bit int */
|
||||
#undef silk_SMULBB
|
||||
static OPUS_INLINE opus_int32 silk_SMULBB_armv5e(opus_int32 a, opus_int32 b)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SMULBB\n\t"
|
||||
"smulbb %0, %1, %2\n\t"
|
||||
: "=r"(res)
|
||||
: "%r"(a), "r"(b)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SMULBB(a, b) (silk_SMULBB_armv5e(a, b))
|
||||
|
||||
/* a32 + (opus_int32)((opus_int16)(b32)) * (opus_int32)((opus_int16)(c32)) output have to be 32bit int */
|
||||
#undef silk_SMLABB
|
||||
static OPUS_INLINE opus_int32 silk_SMLABB_armv5e(opus_int32 a, opus_int32 b,
|
||||
opus_int32 c)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SMLABB\n\t"
|
||||
"smlabb %0, %1, %2, %3\n\t"
|
||||
: "=r"(res)
|
||||
: "%r"(b), "r"(c), "r"(a)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SMLABB(a, b, c) (silk_SMLABB_armv5e(a, b, c))
|
||||
|
||||
/* (opus_int32)((opus_int16)(a32)) * (b32 >> 16) */
|
||||
#undef silk_SMULBT
|
||||
static OPUS_INLINE opus_int32 silk_SMULBT_armv5e(opus_int32 a, opus_int32 b)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SMULBT\n\t"
|
||||
"smulbt %0, %1, %2\n\t"
|
||||
: "=r"(res)
|
||||
: "r"(a), "r"(b)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SMULBT(a, b) (silk_SMULBT_armv5e(a, b))
|
||||
|
||||
/* a32 + (opus_int32)((opus_int16)(b32)) * (c32 >> 16) */
|
||||
#undef silk_SMLABT
|
||||
static OPUS_INLINE opus_int32 silk_SMLABT_armv5e(opus_int32 a, opus_int32 b,
|
||||
opus_int32 c)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SMLABT\n\t"
|
||||
"smlabt %0, %1, %2, %3\n\t"
|
||||
: "=r"(res)
|
||||
: "r"(b), "r"(c), "r"(a)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SMLABT(a, b, c) (silk_SMLABT_armv5e(a, b, c))
|
||||
|
||||
/* add/subtract with output saturated */
|
||||
#undef silk_ADD_SAT32
|
||||
static OPUS_INLINE opus_int32 silk_ADD_SAT32_armv5e(opus_int32 a, opus_int32 b)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_ADD_SAT32\n\t"
|
||||
"qadd %0, %1, %2\n\t"
|
||||
: "=r"(res)
|
||||
: "%r"(a), "r"(b)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_ADD_SAT32(a, b) (silk_ADD_SAT32_armv5e(a, b))
|
||||
|
||||
#undef silk_SUB_SAT32
|
||||
static OPUS_INLINE opus_int32 silk_SUB_SAT32_armv5e(opus_int32 a, opus_int32 b)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_SUB_SAT32\n\t"
|
||||
"qsub %0, %1, %2\n\t"
|
||||
: "=r"(res)
|
||||
: "r"(a), "r"(b)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_SUB_SAT32(a, b) (silk_SUB_SAT32_armv5e(a, b))
|
||||
|
||||
#undef silk_CLZ16
|
||||
static OPUS_INLINE opus_int32 silk_CLZ16_armv5(opus_int16 in16)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_CLZ16\n\t"
|
||||
"clz %0, %1;\n"
|
||||
: "=r"(res)
|
||||
: "r"(in16<<16|0x8000)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_CLZ16(in16) (silk_CLZ16_armv5(in16))
|
||||
|
||||
#undef silk_CLZ32
|
||||
static OPUS_INLINE opus_int32 silk_CLZ32_armv5(opus_int32 in32)
|
||||
{
|
||||
int res;
|
||||
__asm__(
|
||||
"#silk_CLZ32\n\t"
|
||||
"clz %0, %1\n\t"
|
||||
: "=r"(res)
|
||||
: "r"(in32)
|
||||
);
|
||||
return res;
|
||||
}
|
||||
#define silk_CLZ32(in32) (silk_CLZ32_armv5(in32))
|
||||
|
||||
#endif /* SILK_MACROS_ARMv5E_H */
|
||||
Loading…
Add table
Add a link
Reference in a new issue